**COMP4300 Spring 2019**

**Midterm List of Topics**

History of computer architecture from lectures 1 and 2

PDP-8 instruction format and machine language

Intel 8080 instruction format and machine language

Chapter 1 entire chapter

Classes of machine 6

Types of parallelism 10

Definition of architecture 11

Trends in technology 18

Power 23

Cost, price 29, 35

Measuring performance, defn of speedup 39

Amdahl’s law 49

Appendix A, entire chapter – A pages

Categories of architecture: stack, accumulator, reg-mem, load-store A-4,5

Addressing modes and operands 8

Operations in the instruction set, quantitative case for inclusion 15

Encoding schemes 21

Role of the compiler 24

RISC-V instruction set and format 33/34, 36, C-3

Appendix C, C.1-C.3 – C pages

Principles of pipelining C-2

Diagram of program execution – C-7

Stalls 11

Pipeline performance calculations 3, 10, 11

Structural hazards 11, 16

Data hazards: RAW,WAW,WAR 11, 12

Forwarding 14, code re-ordering, register renaming notes

Control hazards 11

Delayed branch

1-bit branch prediction 22

2-bit branch prediction 23

RISC-V unpipelined implementation 26-30

RISC-V 5-stage pipeline implementation 6, 30-33

Instruction Set Architecture RISC-V, 80x86 – 12

**Final List of Possible Topics/Notebook order**

Appendix B – B pages

Retrieving memory

Cache memory

Cache design questions 6-15

Fully associative

Direct mapped

Set associative

Cache miss 9

Cache writes 10-11

Calculating cache performance 3-6, 15-21\*

Cache optimizations 22

Sources of cache misses

Optimizations – obvious 26-28 & less obvious 30, 36

Multilevel cache 30

Virtual Memory 40

Page fault

Segmentation fault

Chapter 2

Memory technology optimizations 84

SRAM technology 85

DRAM technology 85-90

Segment descriptor table – slides from different book

Chapter 3

Instruction level parallelism 168

Compiler techniques for ILP 176

Loop unrolling 177

Better branch prediction 182

1-bit, 2-bit, local (n-bit), global (n-bit)

correlating BP (m, n- bit) 182

tournament predictors 184

VLIW (very long instruction word) 218

Parallelism – instruction, data, task level

Superscalar (out of order execution) 218

Pipeline machine

Types of dependences

Reservation station 200-206

7 things that go into it, 3 steps to execute instr

Chapter 4

Data-level parallelism in Vector, SIMD, GPU architecture

Vector Architecture 283-287

Vector instructions

Vector Load/Store 285

Bridging semantic gap – data level parallelism

Chapter 5

Thread level parallelism

Architecture from multiprocessor systems 370

Cache coherence problem

Coherence – 3 requirements 377-378

Cache coherence mechanism 384

Coherence advantages

2 schemes for enforcing 380

Snooping protocol 380

diagrams 385? 387

Directory-based 404

diagram 5.20, 5.21 409, 410

distributed memory diagrams 373, 405

shared memory diagram 372

2 ways to maintain coherence

Write-invalidate 380, 385

Write-broadcast 381